

Fig. 1
Prior Art




Fig. 2

Q ₁	Q ₂	Q ₃	Q ₄	Q ₅	SynchState	RetimeState
X	0	0	1	1	1	4
1	X	0	0	1	2	5
1	1	X	0	0	3	1
0	1	1	X	0	4	2
0	0	1	1	X	5	3

Fig. 3

SynchState	Q ₁	Q ₂	Q ₃	Q ₄	Q ₅	Clock Late Wrt Data
1	(0)	0	0	1	1	1
1	(1)	0	0	1	1	0
2	1	(0)	0	0	1	1
2	1	(1)	0	0	1	0
3	1	1	(0)	0	0	1
3	1	1	(1)	0	0	0
4	0	1	1	(0)	0	1
4	0	1	1	(1)	0	0
5	0	0	1	1	(0)	1
5	0	0	1	1	(1)	0

Fig. 4




Fig. 5





Fig. 6

*Fig. 7*

7/26

10




Fig. 8




Fig. 9






Fig. 10

10/26

*Fig. 11*

11/26

28

*Fig. 12*

12/26




Fig. 13





Fig. 14

14/26








Fig. 16

Fig. 17








Fig. 19







Fig. 20

*Fig. 21*

*Fig. 22*

*Fig. 23*





Fig. 24

24/26

*Fig. 25*





Fig. 26

*Fig. 27*